Electric-Field Induced F⁻ Migration in Self-Aligned InGaAs MOSFETs and Mitigation

X. Cai, J. Lin, D. A. Antoniadis and J. A. del Alamo

Microsystems Technology Laboratories, MIT

December 5, 2016

Sponsors: DTRA and Lam Research Corp. Acknowledgement: MTL and SEBL



Outline

- Background: F in III-V's
- F-Induced Instability in InGaAs MOSFETs
- Independent confirmation of F role
- Mitigation
- Conclusions

F-Induced Donor Passivation

F known to migrate to Si:InAlAs, and passivate Si donors



Si-doped Al_{0.48}In_{0.52}As layer after annealing.

Selective F passivation

• Fonly affects n-InAlAs, but not InP or InGaAs



- InAlAs has strong tendency of ionization
- AlAs:InAs=1:1 gives the most localization of F due to ionic radius difference between Al and In

F-Induced Instability

• F-donor complex weakly bound



 Under high temperature or electric field, F⁻ bound to Si in InAlAs can easily dissociate and migrate

Outline

- Background of F in III-V's
- F-Induced Instability in InGaAs MOSFETs
- Independent confirmation of F role
- Mitigation
- Conclusions

Self-aligned InGaAs MOSFETs



- Gate dielectric: 2.5 nm HfO₂
- Intrinsic channel: In_{0.7}Ga_{0.3}As/InAs/In_{0.7}Ga_{0.3}As (1/2/5 nm)
- Composite n⁺ cap: n-InGaAs/n-InP/n-InAlAs/i-InP
- Access region length: 85 nm

F in self-aligned InGaAs MOSFETs

- Si:InAlAs used in cap and access regions
- Process involves F-based RIE + thermal annealing



• F expected to concentrate under gate and in access regions J. Lin et al,

• Consequences:

- $> n_{s} \downarrow$, $R_{on} \uparrow$, $g_{m} \downarrow$ in virgin device
- Reduced current drive
- Device instability due to F migration

IEDM 2013

- Stress: $V_{gt} = V_{gs} V_t = 0.8 V$, $V_{ds} = 0 V$, 1.5 h, at RT
- Recovery: $V_{gs} = 0 V$, $V_{ds} = 0 V$, 1 h, at RT



During stress, F⁻ drifts from access regions into gate oxide, reactivating Si dopants in n-InAlAs in access region

 $\geq n_s \uparrow$, $R_{on} \downarrow$ and $g_m \uparrow$

 During recovery, F⁻ diffuses back to n-InAlAs and passivates Si donors $> n_s \downarrow$, $R_{on} \uparrow$ and $g_m \downarrow$ revert to virgin state: complete recovery 9

• Comparison with *Positive Bias Temperature Instability* (PBTI) study in other InGaAs MOSFETs:



- This work: $g_m \uparrow$ vs. PBTI: $g_m \downarrow$
- This work: fast vs. PBTI: slow

• Positive gate voltage stress at different V_{gt,stress}



- $\Delta g_{m,max}$ ΔV_{tlin} correlation inconsistent with established PBTI
- No universal relation between Δg_{max} and ΔV_{tlin}

Positive gate voltage stress at different V_{gt,stress}



- Universal relation between Δg_{max} and ΔR_{on}
- Connection between ${\bf g}_{\rm m}$ instability and extrinsic portion of the device

Off-State Stress

• Stress: V_{gt} =0 V, V_{ds} =0.7 V, 2 h, at RT



 Lateral E-field sweeps F⁻ away from source and gate oxide towards drain

 \succ On source side: Si dopants reactivated, g_m^{\dagger} in forward mode

➢On drain side: Si dopants passivated, g_m↓ in reversed mode

Temperature Dependence

- Forward gate stress: V_{gt} =0.8 V, V_{ds} =0 V, 2 h, at various T
- Recovery: $V_{gs} = 0 V$, $V_{ds} = 0 V$, 1.5 h, at same stress T



 E_A=0.23+0.05 eV, consistent with estimated F-Si ionization energy (A. Taguchi et al, Phys. Rev. B 2000)

Outline

- Background of F in III-V's
- F-Induced Instability in InGaAs MOSFETs
- Independent confirmation of F role
- Mitigation
- Conclusions

Independent Confirmation: SIMS

• 3 samples containing 3 nm-thick buried Si:InAlAs layer



- Samples B and C show high surface concentration of F
- Sample C shows additional pile-up in Si:InAlAs layer
- Verifies F migration to Si:InAlAs in our structure

Independent Confirmation: TLM

- Sample with cap containing 3 nm-thick Si:InAlAs
- TLMs measured before and after annealing at 350°C for 1 min



- F-free sample: annealing $\rightarrow R_{sh}\downarrow$
- F-RIE sample: annealing \rightarrow R_{sh} \uparrow by 3X
- Verifies F⁻ induced donor passivation in our process

Outline

- Background of F in III-V's
- F-Induced Instability in InGaAs MOSFETs
- Independent confirmation of F role
- Mitigation
- Conclusions

Mitigation: New MOSFET Structure

- Potential solution: eliminate Si:InAlAs
- New device structure: use n-InP in access region









Improved Electrical Stability

• Response to forward gate stress (V_{gt} =0.8 V and V_{ds} =0 V)



• New device: $g_{m,max} \downarrow$ (up to 15%), small $\Delta V_t > 0$, <u>classic PBTI behavior</u>

Improved Electrical Stability

• Response to off-state stress (V_{gt} =0 V and V_{ds} =0.7 V)



• New device: minimal change

Classical PBTI Behavior

• Positive gate voltage stress at different V_{gt,stress} at RT



- $\Delta V_{t,lin}$ follows power law with time exponent n~0.23-0.44
- Strong correlation between Δg_{max} and $\Delta V_{t,lin}$ at different $V_{gt,stress}$
- Typical of PBTI

Classical PBTI Behavior

Positive gate voltage stress at different V_{gt,stress} at RT



 Stress voltage exponent γ~1.3-1.8, similar to other studies in InGaAs MOSFETs PBTI

Weak Temperature Dependence

• Forward gate stress: V_{gt} =0.8 V, V_{ds} =0 V, 2 h, at different T



- New structure: reduced V_t sensitivity with T
- Weak T dependence with E_A=0.062<u>+</u>0.004 eV
- Characteristic of border traps that communicate through tunneling

Record Performance

• Absence of Si:InAlAs mitigates F donor passivation $\rightarrow R_{on} \downarrow \rightarrow g_{m}^{\uparrow}$



- $R_{on} = 190 \Omega \cdot \mu m$
- $g_{m,max} = 3.45 \text{ mS/}\mu\text{m}$ (new record for InGaAs FETs of any kind)

Conclusions

- Identified instability mechanism in self-aligned InGaAs MOSFETs caused by F⁻ migration and (de)-passivation of Si dopants in InAlAs
- Successfully mitigated problem by eliminating Si:InAlAs from device structure
- New device design achieved improved stability and record device performance

Thank you!